



New Low-Voltage CMOS Differential Difference Amplifier (DDA) and an Application Example

ŠOTNER, R.; HERENCŠÁR, N.; KLEDROWETZ, V.; KARTCI, A.; JEŘÁBEK, J.

Proceedings of the 2018 61st IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 133-136

eISBN: 978-1-5386-7392-8

ISSN: 1558-3899

DOI: <https://doi.org/10.1109/MWSCAS.2018.8623866>

Accepted manuscript

©2018 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. ŠOTNER, R.; HERENCŠÁR, N.; KLEDROWETZ, V.; KARTCI, A.; JEŘÁBEK, J., "New Low-Voltage CMOS Differential Difference Amplifier (DDA) and an Application Example ", Proceedings of the 2018 61st IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 133-136, 2018. DOI: 10.1109/MWSCAS.2018.8623866. Final version is available at <https://ieeexplore.ieee.org/document/8623866>

New Low-Voltage CMOS Differential Difference Amplifier (DDA) and an Application Example

Roman Sotner^{*†}, Norbert Herencsar[†], Vilem Kledrowetz[‡], Aslihan Kartci^{*†} and Jan Jerabek[†]

^{*}Department of Radio Electronics / [†]Department of Telecommunications, Brno University of Technology, Technicka 3082/12, 616 00 Brno, Czech Republic

[‡]Department of Microelectronics, Brno University of Technology, Technicka 3058/10, 616 00 Brno, Czech Republic
Email: {sotner,herencsn,kledrowetz,kartci,jerabekj}@feec.vutbr.cz

Abstract—The paper presents a newly designed structure of a low-voltage differential difference amplifier (DDA). The novel implementation brings significant reduction of complexity in comparison to readily available operational amplifiers-based approach. It was designed in Cadence IC6 Spectre in 0.18 μm TSMC technology operating correctly with only $\pm 0.9\text{ V}$ supply voltages and fabricated in EUROPRACTICE IC Service. Designed DDA features wide linearity and dynamics of output voltage together with operational bandwidth up to 100 MHz. Detailed simulation results and new voltage-mode second-order all-pass/notch filter are included to prove its superior behavior.

Keywords—analog electronics; all-pass/notch filter; differential difference amplifier; DDA; unity-gain follower

I. INTRODUCTION

Well-know circuit configurations with operational amplifiers (opamps) offer traditional linear signal operations such as summation and difference of voltage signals [1], [2]. However, structures provided using single opamp frequently require floating and grounded external resistors, while at the input of each branch an additional voltage follower is needed due to high-input impedance requirements. Many active building blocks (ABBs) with capability of processing sum and difference of input voltages have been presented in the literature. The ABB with multi-terminal linear voltage operations of sum and difference is called differential difference amplifier (DDA) [3], [4]. The conventional DDA operates as an amplifier and it processes two pairs of differential input voltages. Its CMOS topology was implemented by two differential NMOS pairs connected to single PMOS active load and high-gain output section (common source stage). However, some drawbacks of CMOS topology such as significant limitations in DC responses and asymmetry may occur, if low-voltage processes are used. Using full feedback [3], the DDA may work simply as differential-summing voltage follower. This ABB has wide range of applications in electronics working in voltage mode, such first-order all-pass filters [5], second-order universal biquad filters [6], or single-resistance-controlled-oscillators [7]. Recently, the DDA became a core circuit of various temperature sensor applications [8]–[10]. In addition, the DDA is also a key sub-block of other high-performance ABBs suitable for analog signal processing such as differential

difference current conveyor (DDCC) [11], instrumentation amplifier [12], or voltage differencing differential difference amplifier (VDDDA) [13], [14], which recently received considerable attention in linear applications design, especially [15]–[17]. Moreover, the DDA is beneficially used as a sub-part of nonlinear active device so-called multiplied input differential difference amplifier (MIDDA) [18].

This contribution aims to introduce in comparison to opamp-based solution and topologies with commercially available devices such as AD830 [19] or AD8130 [20]: (i) a significantly simplified structure of DDA, (ii) its frequency features similar to commercially available devices (-3 dB cut-off frequency is up to 100 MHz) even under very low supply voltage, (iii) featuring high-impedance inputs and low-impedance output terminals, while (iv) the internal implementation does not require large amount of resistors. Usefulness of the designed DDA is demonstrated on novel voltage-mode (VM) filtering application.

II. CIRCUIT DESCRIPTION

The schematic symbol of DDA with basic principle [3] of operation $v_o = A_0 [(v_{p1} - v_{n1}) - (v_{p2} - v_{n2})]$ is shown in Fig. 1. In further text, DDA is discussed as differential-summing voltage follower providing operation $v_o = v_{p1} - v_{n1} + v_{n2}$, because negative feedback path is included in internal topology, which is beneficial for stability of the presented solution. In order to clarify the usage in further figures, it is shown as external connection, however, it cannot be disconnected. All input impedances of this device are supposed as infinite (in ideal case) and its output impedance should be close to zero. The DDA implementation using standard opamps leads to very complex (four opamps and five resistors) and also power




Fig. 1. Schematic symbol of differential difference amplifier (DDA) modified to differential-summing voltage follower [3].

Research described in this paper was financed by the National Sustainability Program under grant no. LO1401 and by the Czech Science Foundation under grant no. 16-11460Y. For the research, infrastructure of the SIX Center was used.

demanding solution. Some commercially available devices such as Analog Devices AD830 [19] or AD8130 [20] also provide required operation, but their internal topology is similarly complex (two OTAs and opamp in internal structure) and supply voltages are high (± 5 V).

III. PROPOSED SOLUTION OF DDA AND ITS ANALYSES

The DDA shown in Fig. 2(a) was implemented in TSMC 0.18 μm CMOS technology with ± 0.9 V power supply voltages and the parameters available in EUROPRACTICE IC Service design kit were used. The designed layout of the DDA with dimension 104.025×130.55 [μm] is shown in Fig. 2(b). Note that all results were obtained with help of the Cadence IC6 Spectre analog design environment. Internal CMOS implementation of presented DDA is different from standard solutions [3]–[7]. The basic principle and novelty of operation results from folded cascode-based opamp design [21], where two additional NMOS and PMOS transistor pairs were added, while standard rail-to-rail opamp uses only single PMOS and NMOS differential pair. The reason for implementation of second group of PMOS and NMOS stages (M_{p3-4} , M_{n3-4}) comes from requirement for three (four) input terminals of the device. The operations of sum and difference of input voltages take place in form of output currents from differential pairs to folded cascode. The folded cascode stage is followed by amplifier (M_7) biased in class-A. The full structure performs unity gain when the internal on-chip feedback is closed. Then all three input signals are processed (sum and subtraction) and result is available at the low-impedance output terminal. Transistors $M_{p1} - M_{p4}$ and $M_{n1} - M_{n4}$ are medium threshold types (mvt), while the rest are of the standard type. Standard type of CMOS transistor in the respective technology has typical values of parameters (approximation when width \gg length): $V_{thP} = 0.48$ V, $K_{pP} = 39$ $\mu\text{A}/\text{V}^2$; $V_{thN} = 0.47$ V, $K_{pN} = 148$ $\mu\text{A}/\text{V}^2$. Typical values for medium threshold voltage types are: $V_{thP} = 0.2$ V, $K_{pP} = 53$ $\mu\text{A}/\text{V}^2$; $V_{thN} = 0.29$ V, $K_{pN} = 180$ $\mu\text{A}/\text{V}^2$. Designed values of aspect ratios (W/L) and other parameters in CMOS implementation suppose trade-off between power consumption (bias current $I_{bias} = 50$ μA), dynamics, linearity, and -3 dB frequencies up to 100 MHz. The quiescent total power dissipation of the proposed device is

1.72 mW. Next sections provide detailed Monte Carlo, temperature, and process variation results.

A. DC Analysis

DC sweep of input voltages v_{p1} , v_{n1} , and v_{n2} was tested in range ± 600 mV under Monte Carlo mismatch analysis (100 runs), see Fig. 3. The DDA device (including feedback) was tested for the following discrete temperatures: 0, 25, 50 degrees and fast-fast, slow-slow, fast-slow, and slow-fast corner combinations, simultaneously, which in total generated 192 corners. For all three voltage transfers the limitations in dynamics are about ± 300 mV and results yield maximal DC matching input offset approx. ± 10 mV. Systematic DC offset does not overcome $+0.24$ mV (worst case from temperature and corner analyses). Note that corner and temperature effects are less significant than mismatch effects in this type of analyzed transfer responses (Fig. 3(b)).

B. AC Analysis

Results for temperature and corner analyses for transfers $v_{p1,n2} \rightarrow v_o$ and $v_{n1} \rightarrow v_o$, respectively, are shown in Fig. 4. Transfer features indicate cut-off (-3 dB) frequencies 93 and 96 MHz, both with dispersion ± 24 MHz. This is an expected behavior, because RC network (its mismatch) was used for compensation in DDA structure (see R_C and C_C in Fig. 2). The compensation network of R_C and C_C connected in series is included to eliminate unwanted effects (peaking of magnitude) of load $R_L = 1$ k Ω with C_L up to 15 pF ($C_L = 10$ pF noted in figures as estimation of effects from bond-pad, ESD protection, and experimental PCB prototype). On the other hand, mismatch has no significant impact on AC performance in comparison to corner and temperatures effects (see Fig. 5). This analysis yields very small deviations from nominal values of cut-off frequencies (approx. ± 1.5 MHz). Effects of C_L variation are given in Fig. 6.

Input and output impedances are also important parameters of the device. Input impedance is very high and not an issue (real part in order of G Ω). The output impedance Z_o in dependency on frequency and mismatch or temperature/corner is shown in Fig. 7. It can be observed that the value of Z_o is very low and does not overcome 5 Ω up to frequency 1 MHz.




Fig. 2. (a) CMOS implementation of DDA (with feedback - differential-summing voltage follower) based on 0.18 μm TSMC technology, (b) designed layout.




Fig. 3. DC transfer responses: (a) Monte Carlo mismatch variation (100 runs) for $v_{p1,n1,n2} \rightarrow v_o$, (b) example for corner and temperature analysis for $v_{n1} \rightarrow v_o$.




Fig. 4. AC transfer responses under corner and temperature analysis: (a) transfer $v_{p1,n2} \rightarrow v_o$, (b) transfer $v_{n1} \rightarrow v_o$.




Fig. 5. AC responses under Monte Carlo mismatch test: (a) transfer $v_{p1,n2} \rightarrow v_o$, (b) transfer $v_{n1} \rightarrow v_o$.

In order to evaluate common mode rejection ratio (CMRR) of differential pair, input terminals p_1 and n_1 were excited by the same AC signal ($v_{p1} = v_{n1}$) from voltage source having zero DC component and connected to analog ground (0 V). Results of CMRR for mismatch analysis and for temperature and corner effects are shown in Figs. 8. CMRR (expressed as transfer response in figures) parameter is higher than 50 dB up to 10 MHz. Stability tests were provided for open loop gain bandwidth of the DDA. Phase margin was found to be from 53 to 76 degrees (all corners).

IV. PROPOSED APPLICATION EXAMPLE USING DDA

Figure 9 shows a novel VM second-order all-pass/notch filter. High-impedance input, low-impedance output, grounded capacitors, and simplicity are the most important benefits of the designed application example, which has the following transfer function:

$$K_{\text{all-pass/notch}}(s) = \frac{s^2 + s \frac{(3R_2C_2 - R_1C_1)}{R_1R_2C_1C_2} + \frac{1}{R_1R_2C_1C_2}}{s^2 + s \frac{2}{R_1C_1} + \frac{1}{R_1R_2C_1C_2}}, \quad (1)$$




Fig. 6. AC analysis of C_L variation between 1 to 15 pF: (a) transfer $v_{p1,n2} \rightarrow v_o$, (b) transfer $v_{n1} \rightarrow v_o$.




Fig. 7. AC analyses of output impedance: (a) Monte Carlo mismatch, (b) temperature and corner.




Fig. 8. AC analyses of CMRR for $v_{p1} = v_{n1}$, $v_{n2} = 0$ V in reference to analog ground 0 V: (a) Monte Carlo mismatch, (b) temperature and corner effects.




Fig. 9. Proposed all-pass/notch filter employing DDAs.

while the pole frequency and quality factor of the filter can be expressed as:

$$\omega_p = \sqrt{\frac{1}{R_1R_2C_1C_2}}, \quad Q_p = \frac{1}{2} \sqrt{\frac{R_1C_1}{R_2C_2}}. \quad (2a,b)$$

Routine analysis of (1) and (2) reveals that in order to obtain the notch filter operation, $Q_p = \sqrt{3}/2 \approx 0.87$ due to necessity of $R_1C_1 = 3R_2C_2$. Simple change of C_1 value causes possible reconfiguration of the transfer to the all-pass filtering




Fig. 10. Resulting filter responses: (a) magnitude of notch filter, (b) magnitude and phase response of all-pass filter.

response, if $C_1 = 5 \cdot C_2$ and $R_1 = R_2$ are considered. Hence, (2a,b) change to $\omega_p = (5R_1R_2C_2^2)^{-1/2}$ and $Q_p = 0.5 \cdot \sqrt{(5R_1/R_2)}$, respectively. Note that several VM second-order all-pass/notch filter configurations are available in literature, however, for instance [22] and [23] require more complex active devices with many terminals and [24] requires larger number of ABBs than used in Fig. 9. As an example of particular results, Fig. 10(a) shows simulation results for notch filter (ideal $f_p = 2$ MHz, $C_1 = 15$ pF, $C_2 = 5$ pF, $R_1 = R_2 = 9.19$ k Ω). Frequency vs. magnitude and phase responses of all-pass filter (theoretical $f_p = 1.55$ MHz for $C_1 = 25$ pF, $C_2 = 5$ pF and $R_1 = R_2 = 9.19$ k Ω) are given in Fig. 10(b). From obtained results it can be seen that they are in very good agreement with the theory.

V. CONCLUSION

In this paper, the DDA device uses different design principles than the conventional DDA available in [3], [11]. The challenges with significant asymmetry of limited DC response, especially for the positive polarity of input voltage occurred for very low supply voltages [13], are solved. Note that these issues are also solved in [4], however, the resulting topology seems to be several times more complex and requiring many bias sources than proposed in our paper. Proposed DDA offers wide linearity and dynamics approx. up to ± 300 mV with maximal DC input offset ± 10 mV, nominal frequency bandwidth > 90 MHz, very high input impedance, and output impedance $< 5 \Omega$ up to 1 MHz. Note that these features were obtained for low-voltage design in TSMC $0.18 \mu\text{m}$ CMOS process with supply voltage ± 0.9 V. A new VM application example was introduced. Cadence IC6 Spectre simulation results confirm the feasibility of the proposed DDA and all-pass/notch filter.

REFERENCES

- [1] R. Raut, M. N. S. Swamy, *Modern Analog Filter Analysis and Design: A practical approach*. Weinheim, Germany: Wiley-VCH Verlag GmbH and Co. KGaA, 2010.
- [2] R. Senani, D. R. Bhaskar, and A. K. Singh, *Current Conveyors: Variants, Applications and Hardware Implementations*. Springer International Publishing, Switzerland, 2015.
- [3] E. Sackinger and W. Guggenbühl, "A versatile building block: the CMOS differential difference amplifier," *IEEE Journal of Solid-State Circuits*, vol. 22, no. 2, pp. 287-294, 1987.
- [4] S. C. Huang, M. Ismail, and S. R. Zarabadi, "A wide range differential difference amplifier: a basic block for analog signal processing in MOS technology," *IEEE Trans. on Circuits and Systems II*, vol. 40, no. 5, pp. 289-301, 1993.
- [5] A. Toker and S. Ozoguz, "Novel all-pass filter section using differential difference amplifier," *AEU - International Journal of Electronics and Communications*, vol. 58, no. 2, pp. 153-155, 2004.
- [6] B. Singh, A. K. Singh, and R. Senani, "A new universal biquad filter using differential difference amplifiers and its practical realization," *Analog Integrated Circuits and Signal Processing*, vol. 75, no. 2, pp. 293-297, 2013.
- [7] B. Singh, A. K. Singh, and R. Senani, "Realization of SRCOs: another new application of DDAs," *Analog Integrated Circuits and Signal Processing*, vol. 76, no. 2, pp. 267-272, 2013.
- [8] X. L. Tan and P. K. Chan, "A fully integrated point-of-load digital system supply with PVT compensation," *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, vol. 24, no. 4, pp. 1421-1429, 2016.
- [9] P. Z. Li, Y. T. Lin, M. L. Lin, and H. W. Chiu, "A wirelessly powered temperature sensor for cell culture micro system," in *Proc. of the 2017 IEEE International Conference on Applied System Innovation (IEEE-ICASI)*, Sapporo, Japan, 2017, pp. 713-716.
- [10] Y. Park, H. Kim, Y. Ko, Y. Mun, S. Lee, J.-H. Kim, and H. Ko, "Low noise CMOS temperature sensor with on-chip digital calibration," *Sensors and Materials*, vol. 29, no. 7, pp. 1025-1030, 2017.
- [11] W. Chiu, S. I. Liu, H. W. Tsao, and J. J. Chen, "CMOS differential difference current conveyors and their applications," *IEE Proceedings on Circuits Devices and Systems*, vol. 143, no. 2, pp. 91-96, 1996.
- [12] Z. Abidin, K. Tanno, S. Mago, and H. Tamura, "A new instrumentation amplifier architecture based on differential difference amplifier for biological signal processing," *International Journal of Electrical and Computer Engineering*, vol. 7, no. 2, pp. 759-766, 2017.
- [13] N. Herencsar, R. Sotner, B. Metin, J. Koton, and K. Vrba, "VDDDA - new 'voltage differencing' device for analog signal processing," in *Proc. of 8th International Conference on Electrical and Electronics Engineering (ELECO)*, Bursa, Turkey, 2013, pp. 17-20.
- [14] J. Koton, N. Herencsar, K. Vrba, and B. Metin, "Voltage-mode multifunction filter with mutually independent Q and ω_0 control feature using VDDDA," *Analog Integrated Circuits and Signal Processing*, vol. 81, no. 1, pp. 53-60, 2014.
- [15] P. Auttaphut, "Active parallel-resistor-inductor with electronic controllability for analog signal processing," *Far East Journal of Electronics and Communications*, vol. 14, no. 2, pp. 93-103, 2015.
- [16] S. Tuntrakool, M. Kumngern, R. Sotner, N. Herencsar, P. Suwanjan, and W. Jaikla, "High input impedance voltage-mode universal filter and its modification as quadrature oscillator using VDDDA," *Indian Journal of Pure & Applied Physics*, vol. 55, no. 5, pp. 324-332, 2017.
- [17] S. Sangyaem, S. Siripongdee, W. Jaikla, and F. Khateb, "Five-inputs single-output voltage mode universal filter with high input and low output impedance using VDDDA," *Optik*, vol. 128, pp. 14-25, 2017.
- [18] R. Sotner, J. Jerabek, R. Prokop, V. Kledrowetz, and J. Polak, "A CMOS multiplied input differential difference amplifier: a new active device and its applications," *Applied Sciences*, vol. 7, no. 1, pp. 1-13, 2017.
- [19] Datasheet: Analog Devices. AD830 High Speed, Video Difference Amplifier, 2017, 21 p.
- [20] Datasheet: Analog Devices. AD8129/8130 Low Cost 270 MHz Differential Receiver Amplifiers, 2005, 40 p.
- [21] B. Razavi, *Design on Analog CMOS Integrated Circuits*. New York, US: McGraw-Hill, 2001.
- [22] S. Maheshwari, J. Mohan, and D. S. Chauhan, "Novel cascadable all-pass/notch filters using a single FDCCII," *Circuits, Systems and Signal Processing*, vol. 30, no. 3, pp. 643-654, 2011.
- [23] S. Maheshwari, J. Mohan, and D. S. Chauhan, "Cascadable all-pass and notch filter configurations employing two plus-type DDCCs," *Journal of Circuits, Systems and Computers*, vol. 20, no. 2, pp. 329-347, 2011.
- [24] S. Sharma, K. Pal, S. S. Rajput, L. K. Mangotra, and S. S. Jamuar, "Low-voltage variable current gain CCII based all-pass/notch filter," *Indian Journal of Pure & Applied Physics*, vol. 47, no. 2, pp. 149-152, 2009.